{ "info": { "author": "Martin Vejn\u00e1r", "author_email": "avakar@ratatanek.cz", "bugtrack_url": null, "classifiers": [], "description": "UNKNOWN", "description_content_type": null, "docs_url": null, "download_url": "UNKNOWN", "downloads": { "last_day": -1, "last_month": -1, "last_week": -1 }, "home_page": "https://github.com/avakar/better_verilog", "keywords": null, "license": "MIT", "maintainer": null, "maintainer_email": null, "name": "better_verilog", "package_url": "https://pypi.org/project/better_verilog/", "platform": "UNKNOWN", "project_url": "https://pypi.org/project/better_verilog/", "project_urls": { "Download": "UNKNOWN", "Homepage": "https://github.com/avakar/better_verilog" }, "release_url": "https://pypi.org/project/better_verilog/0.1/", "requires_dist": null, "requires_python": null, "summary": "A translactor from better_verilog HDL to pure verilog.", "version": "0.1" }, "last_serial": 1881709, "releases": { "0.1": [ { "comment_text": "", "digests": { "md5": "2fc9c5e62f6ac066eb2c3bb1b3177925", "sha256": "8df5469d3752ebf9ddb61fcd357bc10ee75005137437ec61e694e6821fdd28e5" }, "downloads": -1, "filename": "better_verilog-0.1.zip", "has_sig": false, "md5_digest": "2fc9c5e62f6ac066eb2c3bb1b3177925", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 14001, "upload_time": "2015-12-29T22:35:56", "url": "https://files.pythonhosted.org/packages/ac/b1/cde0ece1396d9f57ff3d633ee6b1caf7e6cf7f22dc68ec2c9e8f55a47b37/better_verilog-0.1.zip" } ] }, "urls": [ { "comment_text": "", "digests": { "md5": "2fc9c5e62f6ac066eb2c3bb1b3177925", "sha256": "8df5469d3752ebf9ddb61fcd357bc10ee75005137437ec61e694e6821fdd28e5" }, "downloads": -1, "filename": "better_verilog-0.1.zip", "has_sig": false, "md5_digest": "2fc9c5e62f6ac066eb2c3bb1b3177925", "packagetype": "sdist", "python_version": "source", "requires_python": null, "size": 14001, "upload_time": "2015-12-29T22:35:56", "url": "https://files.pythonhosted.org/packages/ac/b1/cde0ece1396d9f57ff3d633ee6b1caf7e6cf7f22dc68ec2c9e8f55a47b37/better_verilog-0.1.zip" } ] }